A new approach to designing low-power, compact, charge-coupled device (CCD) , analog, VLSI circuits for signal processing is described.
INTRODUCTION
Charge-coupled devices (CCDs) operate in the analog charge domain and are typically used for solid-state imager read-out and for some signal processing functions.
The signal charge is readily transferred within the semiconductor using electrode-induced electrostatic potential wells with charge-transfer efficiency (CTE) approaching 0. 999999 in state-of-the-art devices.
CCDs, since inception, have predominately found application in circuits involving shift register type operations.
While image readout requires very high transfer efficiency to maintain image integrity, several signal processing applications are less susceptible to the effects of lower CTE. One of these is focal-plane image processing, which is the integration of image acquisition and image processsing functions on the same chip.
charge-domain circuits are well-suited for focal-plane image processing due to their compact layout, low power dissipation, and discrete time operation. 1
It has been remarked that CCD 
WIRE TRANSFER

Background
In traditional CCD charge transfer, charge carriers are physically transported from one bucket to the next adjacent one.
In wire transfer, a quantity of charge is transferred from one bucket to a second bucket physically removed in distance.
The transfer takes place through the use of a conductor (i.e. infinite sea of carriers) so that only the quantity of charge is conserved.
There 
Operation
The new wire transfer circuit requires minimal power and real-estate, but also presupposes a low interconnect capacitance.
The wire transfer circuit is shown schematically in Fig. 1 .
TWo short
CCD registers are shown connected by diffusions and a wire interconnect.
Initially, in the left (or output)
register is a charge packet Q sig that is to be transferred to the bucket in the right (or input) register. Note that the initial voltage on the diffusion nodes is exactly that corresponding to pinchoff of the channel under the first electrode of the input register (first barrier gate).
The first barrier gate is biased approximately one to two volts above threshold; the exact biasing is not critical provided it is well established. The second barrier gate is biased slightly higher than the first.
The third gate is biased to form a receiving bucket for the signal charge. First, the signal charge is transferred from the second electrode of the output register to the third.
Next, the third electrode (or output transfer gate) voltage is ramped at a constant dV/dt to eject the charge from under it.
As the bucket collapses, the potential on the diffusion becomes sufficient to turn-on the channel under the first barrier gate.
Charge is then injected under the two barrier gates and collected in the receiving bucket. After an initial short transient time, the injected current is constant at a level approximately given by C B dV/dt, where CB is the bucket capacitance of the output transfer gate.
For the circuits considered below, this current is of the order of 100 �A and requires a change in diffusion node voltage of the order of 0.5 volts to provide a matching injection current to the receiving bucket.
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The rate limiting process for wire transfer occurs once the output transfer gate is fully ramped so that no signal charge remains under it.
At this time, A simple buffer block has no other components in between.
(If the barrier gates are to be dc biased, another electrode is required to prevent backflow of signal charge.)
A router block has two buffer blocks connected in parallel, but with complementary barrier electrodes such that one of the two electrode pairs permits charge transfer.
In this case the node capacitance is somewhat larger and transfer speed reduced.
A splitter block is similar to a buffer block, but a field isolation pattern forming a split in the channel in the transfer direction is utilized to split the input charge packet into two components.
The splitter block thus has two output diffusions and wiring nodes.
A charge input block has no wire transfer input node, rather the input diffusion is used for fill and spill charge packet generation. A photo of CHAMP is shown in Fig. 3 . On -
00 X Ob I Om 
